

US-PAT-NO: 6366524

DOCUMENT-IDENTIFIER: US 6366524 B1

TITLE: Address decoding in

multiple-bank memory architectures

----- KWIC -----

Abstract Text - ABTX (1):

Methods and apparatus for decoding an externally-applied address in a synchronous memory device are arranged to decode a first portion of the address during a setup time and to decode a second portion of the address following the setup time. The first portion of the address may be indicative of a bank address of a multiple-bank memory device. The second portion of the address may be indicative of row and column addresses within a bank of the multiple bank memory device. Decoding of the first portion of the address is performed by an address input buffer stage having a decoder interposed between the input buffers and the address latches, such that the decoder generally replaces a delay stage of a typical input buffer stage. As such, the first portion of the address is decoded during a setup time. By decoding the first portion of the address during a setup time,

USO636524B1

United States Patent

Jillieu Siz

(10) Patent No.:

US 6,366,524 B1

(45) Date of Patent:

Apr. 2, 2002

ADDRESS DECODING IN MULTIPLE-BANK MEMORY ARCHITECTURES

Inventor: Ebrahlm Abedifurd, Sunnyvaie, CA

Assignee: Micron Technology Inc., Bress, ID

Subject to any disclairner, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

Appl. No: 00/618,197

-

FGad: Jul. 26, 2000 Int. C.I. GHC 8/00 U.S. CL 365-230.05; 365-230.03 365-230.08

References Clini

U.S. PATENT DOCUMENTS

	SILING A		1 1961	Lae	
1	232.625 A	•	41993	Stanogene et al.	365/230.00
	295,815 A	٠	1.199.	Persya at al	365/230.00
ı	537,354 A		7,1996	Mochimiei et a.	
l	600,506 A		1 1997	Schaefer	
1	556.371 A		3.1997	Scheefer	
ļ	748.557 A	٠	5.1994	King museum minin	365/230.00
l	751,039 A		5.1996	Karafferen et ti	
ì	767,657 A		3.1996	Miller et al.	
١	936,008 A		4 1999	Jone of al.	
	990.2:0 A	•	2.1999	Ras empered runs.	365/230.00
ı	995,458 A			Jone of al.	
l	026.425 A		7 1000	MEE or al.	
l	157.178 A		10/2000	Karfess e; si	
ŀ	241,247 A		10/2009	Recommend of all	

O Details | Text | Image | HIML

Keth, et al., "DRAM circuit design: a moonal," IEEE Press. 2001, pp. 16-23, 142-153. Micron Semiconfuctor Products, Inc., "2Mb, Smart 5 BIO-

S-Operatized Boot Block Flash Memory," Flash Memory www micros com, copyright 2000, Micron Technology, DN, pp. 1-12. Micron, "16 Mb: x16 SDRAM" Synchronous DRAM, www. micron.com, copyright 1999 Micron Technology, Inc., pp.

" cited by examinar

1-81.

Primary Examiner—Huan Houng (74) Attorney, Agent, or Firm—Fogg Strice Polglase Lettert & Jay, P.A.

TO ARSTRACT

Methods and apparatus for decoding an extenselly-applied address in a synomronous memory divice are arranged in decode a first portion of the address during a sarry time and to decode a second portion of the address following the samp time. The first portion of the address may be indicative of a bank address of a multiple bank memory device. The second portion of the address may be indicative of row and column addresses within a bank of the multiple-bank memory device. Decoding of the first portion of the address is performed by an address input buffer sings having a decoder matroposit between the input buffer sings having a decoder matroposit between the input buffer sings having a decoder matroposit between the input buffer sings having a decoding as the first portion of the address is decoded during a setty time. By decoding the first portion of the siddress during a setty time. By decoding the first portion of the siddress during a setty time. By decoding the first portion of the siddress during a setty time, it is available to diffect the second portion of its address to a proper decoder robst antially without datay.

46 Claims, & Drawing Sheets

Details Total Minage HTML KWIC

Full

NU

7















